Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | First iteration of work to preserve DMA state between executions | Suren A. Chilingaryan | 2011-07-14 | 1 | -2/+2 |
| | |||||
* | Support modifications of DMA engine and allow DMA customizations by Event engine | Suren A. Chilingaryan | 2011-07-14 | 1 | -0/+8 |
| | |||||
* | IRQ support in NWL DMA engine | Suren A. Chilingaryan | 2011-07-11 | 1 | -6/+5 |
| | |||||
* | Support dynamic registers, support register offsets and multiregisters ↵ | Suren A. Chilingaryan | 2011-07-09 | 1 | -0/+94 |
(bitmasks), list NWL DMA registers |