summaryrefslogtreecommitdiffstats
path: root/pcilib/pcilib.h
diff options
context:
space:
mode:
authorVasilii Chernov <vchernov@inr.ru>2016-02-09 17:32:11 +0100
committerVasilii Chernov <vchernov@inr.ru>2016-02-09 17:32:11 +0100
commitdce856c1a16098fe7a1df2338df60073261da94a (patch)
tree61285a125a21bd311c3835f8b0fb8a7cc94d8f76 /pcilib/pcilib.h
parentaaac7b80d1e003a3dbc4fe0f831a68e5449c846d (diff)
downloadpcitool-dce856c1a16098fe7a1df2338df60073261da94a.tar.gz
pcitool-dce856c1a16098fe7a1df2338df60073261da94a.tar.bz2
pcitool-dce856c1a16098fe7a1df2338df60073261da94a.tar.xz
pcitool-dce856c1a16098fe7a1df2338df60073261da94a.zip
Add write_register python wrap. Add no_set_check attribute to pcilib_view_t type
Diffstat (limited to 'pcilib/pcilib.h')
-rw-r--r--pcilib/pcilib.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/pcilib/pcilib.h b/pcilib/pcilib.h
index 3e7cf2b..4d2b7e9 100644
--- a/pcilib/pcilib.h
+++ b/pcilib/pcilib.h
@@ -54,6 +54,7 @@ typedef enum {
PCILIB_REGISTER_RW1C = 5,
PCILIB_REGISTER_W1I = 8, /**< writting 1 inversts the bit, writting 0 keeps the value */
PCILIB_REGISTER_RW1I = 9,
+ PCILIB_REGISTER_NO_CHK = 16 /**< dont check register value after set*/
} pcilib_register_mode_t;
typedef enum {