Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | More structural changes to get ready for stand-alone event engines | Suren A. Chilingaryan | 2015-04-24 | 1 | -32/+0 |
| | |||||
* | Big redign of model structures | Suren A. Chilingaryan | 2015-04-20 | 1 | -3/+1 |
| | |||||
* | Check for free space in camera DDR buffer before triggering event | Suren A. Chilingaryan | 2012-07-27 | 1 | -1/+2 |
| | |||||
* | multithread preprocessing of ipecamera frames and code reorganization | Suren A. Chilingaryan | 2011-12-12 | 1 | -16/+24 |
| | |||||
* | new event architecture, first trial | Suren A. Chilingaryan | 2011-12-08 | 1 | -1/+2 |
| | |||||
* | Improvements of DMA engine | Suren A. Chilingaryan | 2011-10-26 | 1 | -1/+2 |
| | |||||
* | Implement DMA access synchronization in the driver | Suren A. Chilingaryan | 2011-07-16 | 1 | -0/+1 |
| | |||||
* | Allow access to implementation context and provide call to set size of ↵ | Suren A. Chilingaryan | 2011-04-12 | 1 | -0/+1 |
| | | | | internal buffer for IPECamera | ||||
* | Prototype of IPECamera image protocol | Suren A. Chilingaryan | 2011-04-12 | 1 | -0/+2 |
| | |||||
* | Infrastructure for event API | Suren A. Chilingaryan | 2011-04-12 | 1 | -0/+1 |
| | |||||
* | Support for FPGA registers | Suren A. Chilingaryan | 2011-03-09 | 1 | -0/+1 |
| | |||||
* | Better handling of register banks | Suren A. Chilingaryan | 2011-03-09 | 1 | -1/+2 |
| | |||||
* | Initial support of IPECamera protocol | Suren A. Chilingaryan | 2011-03-08 | 1 | -0/+16 |